

□ Design a 4 bit odd number detector circuit.


Truth table:

A	B	C	D	F
0	0	0	0	0
0	0	0	1	1
0	0	1	0	0
0	1	1	1	1
1	1	0	0	0
1	1	0	1	1
1	0	1	0	0
1	0	1	1	1
0	0	0	0	0
0	1	0	1	1
0	1	1	0	0
0	1	1	1	1
1	0	0	0	0
1	0	0	1	1
1	0	1	0	0
1	1	1	1	1

$$F(A,B,C,D) = \bar{A}\bar{B}\bar{C}D + \bar{A}B\bar{C}D + A\bar{B}\bar{C}D + A\bar{B}C\bar{D} + \bar{A}B\bar{C}D + \bar{A}BCD + A\bar{B}\bar{C}D + ABCD$$

AB	CD	00	01	11	10
00	00	0	0	0	0
00	01	0	1	1	0
00	11	0	1	1	0
00	10	0	1	1	0
01	00	0	0	0	0
01	01	0	1	1	0
01	11	0	1	1	0
01	10	0	1	1	0
11	00	0	0	0	0
11	01	0	1	1	0
11	11	0	1	1	0
11	10	0	1	1	0

Simplified function $\bar{F}(A,B,C,D) = D$



$$Y(A,B,C) = \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + \bar{A}B\bar{C} + \bar{A}BC + A\bar{B}\bar{C} + A\bar{B}C + AB\bar{C} + ABC$$

Design a 3 bit 2's complement generator circuit.

Truth table:

A	B	C	W	X	Y	AB\C	0	1
0	0	0	0	0	0	00	0	1
0	0	1	1	1	1	01	1	1
0	1	0	1	1	0	11	0	1
0	1	1	1	0	1	10	1	1
1	0	0	1	0	0	00	0	0
1	0	1	0	1	0	01	1	1
1	1	0	0	1	0	11	1	1
1	1	1	0	0	1	10	0	1

$$W(A, B, C) = \bar{A}\bar{B}C + \bar{A}B\bar{C} + \bar{A}BC + A\bar{B}\bar{C}$$

$$X(A, B, C) = \bar{A}C + \bar{A}B + A\bar{B}\bar{C}$$

$$X(A, B, C) = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C}$$

$$= \bar{B}C + \bar{B}\bar{C} = B \oplus C$$


$$Y(A, B, C) = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC$$

$$= C$$


Encoder: An encoder is a digital circuit that has 2^m input

lines & n number of output line. It produces binary equivalent

of the input. 4 to 2 encoder!



D_0	D_1	D_2	D_3	x	y	$x = D_2 + D_3$
1	0	0	0	0	0	
0	1	0	0	0	1	$y = D_1 + D_3$
0	0	1	0	1	0	
0	0	0	1	1	1	




$$D_2 + D_3 = x$$

$$D_1 + D_3 = y$$

$$D_2 + D_3 = x$$

Design a combination logic circuit to solve the problem:

$$\begin{array}{r}
 A_4 \quad A_3 \quad A_2 \quad A_1 \\
 + B_4 \quad B_3 \quad B_2 \quad B_1 \\
 \hline
 C_4 \quad S_4 \quad S_3 \quad S_2 \quad S_1
 \end{array}$$



$$S_1 = A_1 \oplus B_1 \oplus C_{in} \quad C_1 = C_{in}(A_1 \oplus B_1) + A_1 B_1$$

$$S_2 = A_2 \oplus B_2 \oplus C_1 \quad C_2 = C_1(A_2 \oplus B_2) + A_2 B_2$$

$$S_3 = A_3 \oplus B_3 \oplus C_2 \quad C_3 = C_2(A_3 \oplus B_3) + A_3 B_3$$

$$S_4 = A_4 \oplus B_4 \oplus C_3 \quad C_4 = C_3(A_4 \oplus B_4) + A_4 B_4$$

$$S = A \oplus B \oplus C_{in}$$

$$C = C_{in}(A \oplus B) + AB$$

Q10

Handwritten title or reference

Q1 Design a fibonacci number detector that can detect

fibonacci numbers up to 15

A	B	C	D	F
0	0	0	0	1
0	0	0	1	1
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	0
0	1	1	1	0
1	0	0	0	1
1	0	0	1	0
1	0	1	0	0
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0

AB \ CD	00	01	11	10
00	1	1	1	1
01		1		
11			1	
10	1			

$$\begin{aligned}
 F(A, B, C, D) &= \bar{A}\bar{B}\bar{C}\bar{D} + \bar{A}\bar{B}\bar{C}D + \bar{A}\bar{B}C\bar{D} + \bar{A}\bar{B}CD + \bar{A}B\bar{C}\bar{D} + \bar{A}B\bar{C}D \\
 &+ \bar{A}BC\bar{D} \\
 &= \bar{A}\bar{B} + B\bar{C}\bar{D} + \bar{B}\bar{C}\bar{D}
 \end{aligned}$$


Q Design an elevator circuit for a 7th floor building which will stop at ground, 5th and top floor only.

$$F(A, B, C) = \sum_m(0, 5, 7)$$

$$= \bar{A}\bar{B}\bar{C} + A\bar{B}C + ABC$$

AB \ C	0	1
00	1	0
01	0	0
11	0	1
10	0	1

$$\therefore F(A, B, C) = AC + \bar{A}\bar{B}\bar{C}$$



Decoder: A decoder is a combination circuit that converts

binary information from n input lines to maximum of 2^n output lines



X	Y	D_0	D_1	D_2	D_3
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

$D_0 = \bar{x} \bar{y}$

$D_1 = \bar{x} y$

$D_2 = x \bar{y}$


$D_3 = xy$



□ Design a 3 to 8 Decoder :

Truth table:

X	Y	Z	F	Equation
0	0	0	D_0	$D_0 = \bar{x}\bar{y}\bar{z}$
0	0	1	D_1	$D_1 = \bar{x}\bar{y}z$
0	1	0	D_2	$D_2 = \bar{x}y\bar{z}$
0	1	1	D_3	$D_3 = \bar{x}yz$
1	0	0	D_4	$D_4 = x\bar{y}\bar{z}$
1	0	1	D_5	$D_5 = x\bar{y}z$
1	1	0	D_6	$D_6 = xy\bar{z}$
1	1	1	D_7	$D_7 = xyz$



□ Design a 3 bit even number detector circuit using decoder

$$F(A, B, C) = \sum_m (0, 2, 4, 6)$$

$$= \bar{A}\bar{B}\bar{C} + \bar{A}B\bar{C} + A\bar{B}\bar{C} + AB\bar{C}$$

$$\bar{A}\bar{B}\bar{C} = m_0$$

$$\bar{A}B\bar{C} = m_2$$

$$A\bar{B}\bar{C} = m_4$$

$$AB\bar{C} = m_6$$

$$\bar{A}\bar{B}C = m_1$$

$$\bar{A}BC = m_3$$


$$A\bar{B}C = m_5$$

$$ABC = m_7$$


$$\bar{A}BC = m_3$$

$$A\bar{B}C = m_5$$

$$ABC = m_7$$




$\bar{A}\bar{B}\bar{C}$
 $\bar{A}B\bar{C}$
 $A\bar{B}\bar{C}$
 $\bar{A}\bar{B}C$
 $\bar{A}BC$
 $A\bar{B}C$
 ABC



Experiment No 6 To implement a 3 bit odd parity generator

circuit with checker



TT:

A	B	C	P
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0

$$P(A, B, C) = \bar{A}\bar{B}\bar{C} + \bar{A}B\bar{C} + A\bar{B}\bar{C} + AB\bar{C} + \dots$$

$$= \bar{A}(\bar{B}\bar{C} + B\bar{C}) + A(\bar{B}\bar{C} + B\bar{C})$$

$$= \bar{A}(B \oplus C) + A(B \oplus C)$$

$$= \overline{A \oplus B \oplus C}$$

For error checker,

Input A, B, C, D

Output Error.

$$E(A, B, C, D) = \sum_{m} (0, 3, 5, 6, 9, 10, 12, 15)$$

A	B	C	D
1	0	0	0
0	1	0	0
0	0	1	0
0	0	0	1

81-19031 Decoder

* Implement a 4 bit prime number detector using decoder.

Truth table :


A	B	C	D	F
0	0	0	0	0
0	0	0	1	0
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	0
0	1	1	1	1
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	0
1	1	0	1	1
1	1	1	0	0
1	1	1	1	0

$$F(A, B, C, D) = \sum_m(2, 3, 5, 7, 11, 13)$$

»

To implement a 4 bit prime number detector we need

4 to 16 bit decoder.




(Input)

(Output)

□ Design a 5 bit Fibonacci number detector using decoder.

Function:

$$F(A, B, C, D, E) = \sum m(0, 1, 2, 3, 5, 8, 13, 21)$$



Experiment No 7 | To implement a 4 bit 2's complement generator

circuit.

$$(D+B)A + (D+B)\bar{A} =$$

Truth table:

$$(D+B)A = \text{2's complement}$$

A	B	C	D	→	E	F	G	H
0	0	0	0		0	0	0	0
0	0	0	1		1	1	1	1
0	0	1	0		1	1	1	0
0	0	1	1		1	1	0	1
0	1	0	0		1	1	0	0
0	1	0	1		1	0	1	0
0	1	1	0		1	0	1	0
0	1	1	1		1	0	0	1
1	0	0	0		1	0	0	0
1	0	0	1		0	1	1	1
1	0	1	0		0	1	1	0
1	0	1	1		0	1	0	1
1	1	0	0		0	1	0	0
1	1	0	1		0	1	1	1
1	1	1	0		0	1	1	0
1	1	1	1		0	1	0	1

F:	AB\CD	00	01	11	10
	00		1	1	1
	01	1	1	1	1
	11				
	10	1			

$$F(A,B,C,D) = \bar{A}C + \bar{A}D + \bar{A}B\bar{C} + AB\bar{C}\bar{D}$$

$$= \bar{A}(C+B\bar{C}) + \bar{A}D + AB\bar{C}\bar{D}$$

$$= \bar{A}(C+B) + \bar{A}D + AB\bar{C}\bar{D}$$

$$= \bar{A}(C+B+D) + AB\bar{C}\bar{D}$$

$$\therefore F(A, B, C, D) = \bar{A}(B+C+D) + A\bar{B}\bar{C}\bar{D}$$

$$= \bar{A}(B+C+D) + A(\overline{B+C+D})$$

$$= A \oplus (B+C+D)$$

F:

AB \ CD	00	01	11	10
00		1	1	1
01	1			
11	1			
10		1	1	1

$$F(A, B, C, D) = \bar{B}C + \bar{B}D + B\bar{C}\bar{D}$$

$$= \bar{B}(C+D) + B(\overline{C+D})$$

$$= B \oplus (C+D)$$

G:

AB \ CD	00	01	11	10
00	0	1		1
01	1	1		1
11	0	1		1
10	1	1		1

$$G(A, B, C, D) = \bar{C}D + C\bar{D}$$

$$= C \oplus D$$


15/1/20

21-01-2020

H:	AB \ CD	00	01	11	10
	00		1	1	
	01		1	1	
	11		1	1	
	10		1	1	

$H(A,B,C,D) = \overline{C} \overline{D} D$


I	A	B
0	0	0
1	1	0
2	0	1
3	1	1



$A \cdot B + A \cdot \overline{B} = A(B + \overline{B}) = A \cdot 1 = A$

$A \cdot 0 + A \cdot 1 + A \cdot 0 + A \cdot 1 = A(0 + 1 + 0 + 1) = A \cdot 2 = A$

I	A	B
0	0	0
1	1	0
2	0	1
3	1	1




3 to 8 decoder: Prime number detector -

Truth table:

*

Multiplexer is always in input side.




S_1	S_0	I
0	0	A_0
0	1	A_1
1	0	A_2
1	1	A_3
↓		
IC 74151		

$$I = \bar{S}_0 \bar{S}_1 A_0 + \bar{S}_1 S_0 A_1 + S_1 \bar{S}_0 A_2 + S_1 S_0 A_3$$

if $S_1=1, S_0=0$ then, $= 1 \cdot 0 \cdot A_0 + 0 \cdot 0 \cdot A_1 + 1 \cdot 1 \cdot A_2 + 1 \cdot 0 \cdot A_3$

$$= A_2$$

Demultiplexer:



S_1	S_0	Ψ
0	0	
0	1	
1	0	
1	1	


2/23/20

74-100 (10)

S_1	S_0	D_0	D_1	D_2	D_3
0	0	1			
0	1		1		
1	0			1	
1	1				1


$$D_0 = \bar{S}_1 \bar{S}_0 I$$
$$D_1 = \bar{S}_1 S_0 I$$
$$D_2 = S_1 \bar{S}_0 I$$
$$D_3 = S_1 S_0 I$$

S_1 S_0 A_0 A_1 A_2 A_3



8 to 1 mux
1 to 8 mux

Multiplaxer - Demultiplexer:



$$D_0 = \bar{S} \cdot I$$

$$D_1 = S \cdot I$$


S	D_0	D_1
0	I	0
1	0	I

Boolean function Implementation using Demultiplexer:

* 3 bit prime number Detector:

$$F(A,B,C) = \sum_m(2,3,5,7) = \bar{A}B\bar{C} + \bar{A}BC + A\bar{B}C + ABC$$

1 to 8 Demultiplexer:




* Implementing a full subtractor using demultiplexer:

A	B	C	Sub	Borrow
0	0	0	0	0
0	0	1	1	0
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	0


$$\text{Sub}(A,B,C) = \sum m(1, 2, 4, 7)$$

$$\text{Borrow}(A,B,C) = \sum m(1, 2, 3, 7)$$



Sequential Logic circuit:

Sequential logic circuit is a logical circuit in which the output depends on present input variables and past outputs.



Combinational logic circuit :

① Output depends on present input variables.

② There is no memory element.

③ It works faster

④ Simple/Easier to design.

⑤ Cheaper

⑥ Example: Adder, Encoder, decoder, Multiplexer.

Sequential logic circuit

① Output depends on both present input variables and past output var.

② Memory element is present.

③ Slower than Combinational LC

④ More complex design

⑤ Expensive.

⑥ Example: Counter, Register etc.

☐ Latch: Data Store बिना , Memory element. [1 bit].

Latches are said to be level sensitive devices:

Flip-Flops are edge-sensitive devices.

Latch

- SR Latch (Set-Reset)
- JK Latch (Jack-kilby)
- D Latch (Data Latch)
- T Latch (Toggle Latch)

☐ SR (Set-Reset) Latch:


The SR Latch is a circuit with two cross-coupled NOR gates or two cross-coupled NAND gates, and two inputs labeled S for set and R for reset. The latch has 2 useful states.

S	R	Q	\bar{Q}
0	0	Memory	
0	1	0	1
1	0	1	0
1	1	Ambiguous	

→ Reset condition


→ Set condition.

* Latch with Nor Gates:



S	R	Q	\bar{Q}
0	0	memory	
0	1	0	1
1	0	1	0
1	1	forbidden	

* Latch with NAND Gates: $E_n \rightarrow$ Enable pin




Input 0 इन्पुट Output 1

S	R	Q	\bar{Q}
0	0	memory	
1	0	1	0
0	1	0	1
1	1	forbidden	

← Set condition
← Reset condition


✓ D-Latch: Frequently used for storing data in digital systems.



E_n	D	Q
0	x	memory/Q.
1	0	0
1	1	1


Q	D	T	Q
0	0	0	0
0	1	1	1
1	0	0	0
1	1	1	1

✓ JK Latch: A modified version of SR Latch for removing Ambiguity.



E_n	J	k	Q	\bar{Q}	Q	\bar{Q}
0	x	x	Q	\bar{Q}	Q	\bar{Q}
1	0	0	0	1	Q	\bar{Q}
1	0	1	0	1	0	1
1	1	1	0	1	Toggle	Toggle

T Latch (Toggle)






E_n	T	Q	\bar{Q}
0	x	Memory	
1	0	Memory	
1	1	Toggle	


Jk latch का काम-

clk	J	K	Q	\bar{Q}
0	x	x	0	1
1	0	0	0	1
1	1	1	1	0
1	1	1	0	1

✓ Flip-flops: Edge Sensitive device.



PGT: Positive Going Transition (↑)



NGT: Negative Going Transition (↓)


Truth table: for NGT:

clk	S	R	Q	Q̄
↓	0	0	Q ₀	Q̄ ₀
↓	0	1	0	1
↓	1	0	1	0
↓	1	1	Ambiguous	

← Reset


← Set

D-Flip-flop:




clk	D	Q	\bar{Q}
↑	0	0	1
↑	1	1	0

T-Flip flop:




clk	T	Q	\bar{Q}
↑	0	0	1
↑	1	0	1

Timing Diagram: (SR FF)




Initially, output was high.

□ Timing Diagram of J.K f.f.




□ Timing diagram of D Flip-flop: (NGT)




Initially, output was low.

Q7 Timing diagram of T-Flip-flop: (PCT)



(T, N) : Timing diagram of D flip-flop: (NCT)



and also includes a circuit diagram

Experiment No: 09 | To implement a 2 bit magnitude comparator.

A ₁ A ₀	B ₁ B ₀	A < B	A = B	A > B	
0 0	0 0	0	1	0	
0 0	0 1	1	0	0	
0 0	1 0	1	0	0	
0 0	1 1	1	0	0	
0 1	0 0	0	0	1	
0 1	0 1	0	1	0	
0 1	1 0	1	0	0	
0 1	1 1	1	0	0	
1 0	0 0	0	0	1	
1 0	0 1	0	0	1	
1 0	1 0	0	1	0	$Y_2 = \bar{A}_1 \bar{A}_0 \bar{B}_1 \bar{B}_0 + \bar{A}_1 B_0 \bar{B}_1 B_0 +$
1 0	1 1	1	0	0	$A_1 A_0 B_1 B_0 + A_1 \bar{A}_0 B_1 \bar{B}_0$
1 1	0 0	0	0	1	
1 1	0 1	0	0	1	$= \bar{A}_1 \bar{B}_1 (\bar{A}_0 \bar{B}_0 + A_0 B_0) +$
1 1	1 0	0	0	1	$A_1 B_1 (\bar{A}_0 \bar{B}_0 + A_0 B_0)$
1 1	1 1	0	1	0	$= (A_0 B_0 + \bar{A}_0 \bar{B}_0) (\bar{A}_1 \bar{B}_1 + A_1 B_1)$
		(Y ₁)	(Y ₂)	(Y ₃)	

Y₁ (A < B):

A ₁ A ₀ \ B ₁ B ₀	00	01	11	10
00		1	1	1
01			1	1
11				
10			1	

$$Y_1 = \bar{A}_1 B_1 + \bar{A}_1 B_0 \bar{A}_0 + \bar{A}_0 B_1 B_0$$

Y₂ (A = B):

A ₁ A ₀ \ B ₁ B ₀	00	01	11	10
00	1			
01		1		
11			1	
10				1

$$Y_2 = (A_0 \oplus B_0) (A_1 \oplus B_1)$$

$Y_3(A > B)$: Truth table to implement a 3-bit magnitude comparator

$A_1, A_0 \backslash B_1, B_0$	00	01	11	10	$B=A$	$A < B$	$A > B$	$A=B$
00			0		1	0	0	0
01	1		0		0	1	0	0
11	1	1	0	1	0	1	0	0
10	1	1	0		0	1	1	0

$$Y_3 = A_1 \bar{B}_1 + A_0 \bar{B}_1 \bar{B}_0 + A_1 A_0 \bar{B}_0$$

$$Y_2 = \bar{A} \bar{B} \bar{A} + \bar{A} \bar{B} B$$

$$Y_1 = \bar{A} \bar{B} + \bar{A} B$$

$$Y_0 = \bar{A} B + A \bar{B}$$

$$Y_0 = (\bar{A} B + A \bar{B}) = X$$

$$Y_1 = (\bar{A} B)$$

$$Y_2 = (\bar{A} B)$$



$A \backslash B$	00	01	10	11
00	1			
01		1		
10			1	
11				1

$A \backslash B$	00	01	10	11
00	1	1		
01		1		
10			1	
11				1

$$Y_0 = (\bar{A} B + A \bar{B}) = X$$



$$Y_2 = \bar{A} \bar{B} + \bar{A} B + A \bar{B} = X$$

Timing diagram of D Latch:



D এর আগের Output T-তে pass করবে.

#



Toggle is output change হলে আগের Output অনুযায়ী

Counter: [State counter] → Common clock pulse

* Synchronous (যেকোনো sequence এ কাজ করতে পারে)

* Asynchronous (upward / downward এ খুঁজি কাজ করে)

high cost, complex design, workfast

Synchronous Counter:

① Number of Flip Flop

② Excitation table → opposite of truth table.

③ State diagram

④ State Table

⑤ Function derivation with simplification

⑥ Logic Diagram

⑦ Timing Diagram

Synchronous: Common clock pulse


* Design a 3-bit sync up counter

(i) we need 3 T-flip flops

(ii) Excitation Table:

Q_n	Q_{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

(iii) State diagram:



(iv) Stat table:

Q_2	Q_1	Q_0	Q_2^+	Q_1^+	Q_0^+	T_2	T_1	T_0
0	0	0	0	0	1	0	0	1
0	0	1	0	1	0	0	1	1
0	1	0	0	1	1	0	0	1
0	1	1	1	0	0	1	1	1
1	0	0	1	0	1	0	0	1
1	0	1	1	1	0	0	1	1
1	1	0	1	1	1	0	0	1
1	1	1	0	0	0	1	1	1

⑤ Function:

$T_0 = 1$


$T_1 = Q_0$

$T_2 = Q_1 Q_0$


$Q_2 Q_1$	Q_0	0	1
00			1
01			1
10			1
11			1

$Q_2 Q_1$	Q_0	0	1
00			
01			1
11			1
10			

(vi) Logic Diagram:



(vii) Timing Diagram:




Design a 3 bit sync down counter:

(i) we need 3 flip-flop

(ii) Excitation Table:

Q_n	Q_{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0


(iii) State diagram:





(iv) State table:

Q_2	Q_1	Q_0	Q_2^+	Q_1^+	Q_0^+	T_2	T_1	T_0
1	1	1	1	1	0	0	0	1
1	1	0	1	0	1	0	1	1
1	0	1	1	0	0	0	0	1
1	0	0	0	1	0	0	1	0
0	1	0	0	0	0	0	1	1
0	0	1	0	0	1	1	0	0
0	0	0	0	0	0	0	0	1
0	0	0	1	1	1	1	1	1

Experiment No 10: To design a 3 bit synchronous up counter.



- 1 - Ground
 - 2 - Trigger
 - 3 - Output
 - 4 - Resk
 - 5 - Control
 - 6 - Threshold
 - 7 - Discharge
 - 8 - Vcc
- Times IC 555
Clk pulse ~~7473~~
7473 JK FF




Counters:

* Design a MOD-5^{up} counter -

(i) we need 3 T-flip-flop

(ii) Excitation table:

(iii) State diagram:



(iv) State table:

Q_2	Q_1	Q_0	Q_2^+	Q_1^+	Q_0^+	T_2	T_1	T_0
0	0	0	0	0	1	0	0	1
0	0	1	0	1	0	0	1	0
0	1	0	0	1	1	0	0	1
0	1	1	1	0	0	1	1	1
1	0	0	0	0	0	1	0	0
1	0	1	X	X	X	X	X	X
1	1	0	X	X	X	X	X	X
1	1	1	X	X	X	X	X	X

⑤ Function:

$$T_0 = \bar{Q}_2$$

$$T_1 = Q_0$$


$$T_2 = Q_2 + Q_1 Q_0$$

$Q_2 Q_1 Q_0$	0	1
00	1	1
01	1	1
11	x	x
10		x



$Q_2 Q_1 Q_0$	0	1
00		
01		1
11	x	x
10	1	x

$Q_2 Q_1 Q_0$	0	1
00	1	1
01	1	1
11	x	x
10		x

⑥ Logic diagram:



(vii) Timing diagram:




Design a MOD-10 up counter:

(i) we need 4 T. Flip flop.

(ii) Excitation table:


(iii) State diagram:



(iv) State table:


Q_3	Q_2	Q_1	Q_0	Q_3^+	Q_2^+	Q_1^+	Q_0^+	T_3	T_2	T_1	T_0
0	0	0	0	0	0	0	1	0	0	0	1
0	0	0	1	0	0	1	0	0	0	1	1
0	0	1	0	0	0	1	1	0	0	0	1
0	0	1	1	0	1	0	0	0	1	1	1
0	1	0	0	0	1	0	1	0	0	0	1
0	1	0	1	0	1	1	0	0	0	1	1
0	1	1	0	0	1	1	1	0	0	0	1
0	1	1	1	1	0	0	0	1	1	1	1
1	0	0	0	1	0	0	1	0	0	0	1
1	0	0	1	0	0	0	0	1	0	0	1
1	0	1	0		x					x	
1	0	1	1		x					x	
1	1	0	0		x					x	
1	1	0	1		x						

Up and Down counter: 2-bit m is controller bit.




State table:

M	Q_1	Q_0	Q_1^+	Q_0^+	T_1	T_0	$T_0 = 1$
0	0	0	0	1	0	1	
0	0	1	1	0	1	1	$T_1 = M\bar{Q}_0 + \bar{M}Q_0 = M \oplus Q_0$
0	1	0	1	1	0	1	
0	1	1	0	0	1	1	
1	0	0	1	1	1	1	$M \oplus Q_1$
1	0	1	0	0	0	1	
1	1	0	0	1	1	1	
1	1	1	1	0	0	1	




Timing diagram:




$A \oplus M = \overline{A}M + A\overline{M} = 1$

	1	0	$\overline{A}M$										
(1)			00		1	1	1	1	0	0	1	1	1
(1)			10		1	0	0	0	1	0	1	1	1
(1)			11		1	1	1	0	0	1	1	1	1
(1)			01		1	0	0	1	1	1	1	1	1



□ Asynchronous Counter: known as Ripple counter.

* 2 bit up counter -



Timing diagram:

* 3 bit up counter :-

Q_2 Q_1 Q_0

0 0 0

0 0 1

0 1 0


0 1 1

1 0 0


1 0 1

1 1 0


1 1 1




Timing diagram:






* 2 bit Ripple down counter: PRE-SET → ON




Timing diagram:




* 3 bit Ripple down counter :



☐ Register: Collection of D flip flop.




* Four bit Register with Parallel Load:





If Load = 0 \Rightarrow previous output should be stored.

Load = 1 \Rightarrow new input should be stored.




* Shift Register: Capable of shifting binary information



If load = 0 ⇒ previous output should be repeated

If load = 1 ⇒ new input should be received




- * 8150
- * 8170
- * 8150
- * 8170

* 8150

* 8170

Serial Shift: shifting data from one register to another



$A_3 \ A_2 \ A_1 \ A_0$ $B_3 \ B_2 \ B_1 \ B_0$

1 0 1 1 0 0 1 0


1st ep | 1 0 1 1 1 0 0 1

2nd ep | 1 0 1 0 1 1 0 0

3rd ep | 0 1 1 1 0 1 1 0

4th ep | 1 0 1 1 0 1 1 0 1 0 1 0 1


~~V.V. in~~




Shift control

Shift cont.


C



A Serial Addition: Serial Adder




A_3	A_2	A_1	A_0	0	B_3	B_2	B_1	B_0	C_3	S_3	S_2	S_1	S_0
1	0	1	0	1	1	0	0	1	1	0	0	1	1



Experiment No: 11 | To design a 2-bit switch controlled sync.

up & down counter.



$m=0 \rightarrow \text{up}$
 $m=1 \rightarrow \text{down}$

~~Q_1, Q_0~~ ~~Q_1^+, Q_0^+~~

M	Q_1	Q_0	Q_1^+	Q_0^+	T_1	T_0
0	0	0	0	1	0	1
0	0	1	1	0	1	1
0	1	0	1	1	0	1
0	1	1	0	0	1	1
1	0	0	1	1	1	1
1	0	1	0	0	0	1
1	1	0	0	1	1	1
1	1	1	1	0	0	1

$T_0 = 1$ $T_1 = \bar{M}Q_0 + M\bar{Q}_0 = M \oplus Q_0$

M, Q_1	Q_0	0	1
00			1
01			1
11	1	1	
10	1	1	

Design a sync counter that counts the following sequence.


0 → 2 → 5 → 7 → 0

(i) we need 3 ffs.

(ii) Excitation table:

Q_n	Q_{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

(iii) State diagram:



(iv) State table:

Q_A	Q_B	Q_C	Q_A^+	Q_B^+	Q_C^+	T_A	T_B	T_C
0	0	0	0	1	0	0	1	0
0	0	1	x	x	x	x	x	x
0	1	0	1	0	1	1	1	1
0	1	1	x	x	x	x	x	x
1	0	0	x	x	x	x	x	x
1	0	1	1	1	1	0	1	0
1	1	0	x	x	x	x	x	x
1	1	1	0	0	0	1	1	1

38 count DFF

ⓧ Function:

$T_A = Q_B$


$T_B = 1$

$T_C = Q_B$

T_C	Q_A	Q_B	Q_C	00	01	11	10
0	0	0	0		X	X	1
0	0	1	0	X		1	X
0	1	0	0				
0	1	1	0				
1	0	0	0				
1	0	1	0				
1	1	0	0				
1	1	1	0				

T_A	Q_A	Q_B	Q_C	00	01	11	10
0	0	0	0		X	X	1
0	0	1	0			1	X
0	1	0	0				
0	1	1	0				
1	0	0	0				
1	0	1	0				
1	1	0	0				
1	1	1	0				

ⓧ Logic Diagram:



Logic diagram


0	1	0	0	0	0	0
X	X	X	X	1	0	0
1	1	1	1	0	1	0
X	X	X	X	1	1	0
X	X	X	X	0	0	1
0	1	0	1	1	0	1
X	X	X	X	0	1	1
1	1	1	0	1	1	1

□ Design a 3 bit ripple down counter.

(i) we need 3 ffs.

(ii) Excitation table

(iii) State diagram :-



(iv) State table:

Q_A	Q_B	Q_C
1	1	1
1	1	0
1	0	1
1	0	0
0	1	1
0	1	0
0	0	1
0	0	0

(v) Logic diagram:

